9 lines
69 B
Verilog
9 lines
69 B
Verilog
module invGate (
|
|
input A,
|
|
output B
|
|
);
|
|
|
|
not a1 (B, A);
|
|
|
|
endmodule
|